Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

DSP controllers for three-phase unity-power-factor rectifiers

DSP controllers for three-phase unity-power-factor rectifiers

For access to this article, please select a purchase option:

Buy chapter PDF
£10.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Control Circuits in Power Electronics: Practical issues in design and implementation — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This chapter starts with an overview of the available digital signal processor (DSP) boards suitable for power converters control, indicating the main features for each case, such as analogue to digital conversion, communication channels, timers, PWM outputs, interruptions, among others. The second topic of this chapter consists in a review of the main topologies used for three-phase unity-power-factor (UPF) rectifiers, where classic six-switches topologies will be presented (Voltage and Current Source Converters), as well as novel configurations as Y- or Δ-switch rectifiers and VIENNA rectifier. As a third subject, the implementation of PhaseLocked Loop (PLL) algorithms will be analyzed in this chapter, remarking the importance of this stage to achieve the UPF operation of the rectifiers. The presented PLL algorithms will be classified as Fixed or Varying Sampling Time implementation. Finally, a couple of control algorithms will be shown, with special emphasis on dq frame-based controllers, p-q theory-based controllers and predictive control. The focus in this last part will lie in how to cope with some practical issues in the implementation of the aforementioned control strategies.

Chapter Contents:

  • 7.1 Introduction
  • 7.2 DSP boards for power converters control
  • 7.3 Topologies for three-phase unity-power-factor rectifiers
  • 7.3.1 Three-phase rectifiers: VSR and CSR
  • 7.3.2 Novel topologies: Y-or Δ-switch rectifier and VIENNA rectifier
  • 7.4 Phase-locked loops algorithms
  • 7.4.1 Implementation of PLL algorithms with fixed sampling time in three-phase systems
  • 7.4.2 Implementation of single-phase PLLs with fixed sampling time
  • 7.4.3 Implementation of PLL algorithms with varying sampling time in three-phase systems
  • 7.4.4 Implementation of single-phase PLLs with varying sampling time
  • 7.4.5 Comments
  • 7.5 Control algorithms for UPF rectifiers
  • 7.5.1 dq frame-based control
  • 7.5.2 pq theory-based control
  • 7.5.3 Predictive control
  • 7.5.3.1 Predictive control strategy
  • 7.5.3.2 Simulations results
  • 7.6 Conclusions
  • References

Inspec keywords: phase locked loops; PWM rectifiers; digital control; digital signal processing chips; power factor correction

Other keywords: phase locked loop algorithms; digital signal processor; communication channels; power converters control; current source converter; analogue-digital conversion; varying sampling time implementation; voltage source converter; DSP controller; three phase rectifier; unity power factor rectifier; PWM outputs; fixed sampling time implementation

Subjects: Digital signal processing chips; AC-DC power convertors (rectifiers); Power electronics, supply and supervisory circuits; Control of electric power systems; Digital signal processing chips

Preview this chapter:
Zoom in
Zoomout

DSP controllers for three-phase unity-power-factor rectifiers, Page 1 of 2

| /docserver/preview/fulltext/books/po/pbpo072e/PBPO072E_ch7-1.gif /docserver/preview/fulltext/books/po/pbpo072e/PBPO072E_ch7-2.gif

Related content

content/books/10.1049/pbpo072e_ch7
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address