Multiplier arithmetic units
Multipliers are becoming ubiquitous in modern computing systems. With the drive for big data and machine-learning applications, multipliers have become an underlying construct for nearly all state-of-the-art workloads. Depending on the specific system, design constraints, and expected application, the optimal multiplier implementation can vary. Sometimes, a simpler, slower multiplier is preferred and sometimes a more complex, faster multiplier is. This chapter presents four popular multipliers, which span these two metrics: shift-and-add multipliers, Booth multipliers, array multipliers, and Dadda multipliers. The performance and area of these designs are each analyzed in the CMOS domain.
Multiplier arithmetic units, Page 1 of 2
< Previous page Next page > /docserver/preview/fulltext/books/cs/pbcs038e/PBCS038E_ch4-1.gif /docserver/preview/fulltext/books/cs/pbcs038e/PBCS038E_ch4-2.gif