Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

On-chip automatic tuning of filters

On-chip automatic tuning of filters

For access to this article, please select a purchase option:

Buy chapter PDF
£10.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Design of High Frequency Integrated Analogue Filters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

We have in this chapter presented the main ideas that have been proposed in the literature for the tuning of integrated continuous-time filters. To minimise interference problems, master-slave schemes are used most often. Although first-order master stages have been employed, typically, second-order filters or oscillators are used because they can be matched more reliably to second-order slave filter stages. Even for that case, matching of much better than 1 percent between master and slaves on a chip is difficult to maintain. This problem increases at higher frequencies when parasitic components become more important. Whether the master-slave technique or a direct tuning method is used in cases where the filter has periodic inactive periods, it is helpful for better matching and tracking that a filter architecture is chosen that has many identical circuit blocks. The tuning algorithm will be simpler and the control circuitry smaller, less noisy and less power-hungry DFT is a well understood and accepted requirement in integrated circuits, i.e. an IC is 'designed for test'. Analogously, it is crucial for success that an integrated analogue filter is 'designed for tuning'. The filter topologies must be tunable, must be insensitive to parasitics, and be constructed with well matched circuit blocks. The unavoidable overhead penalty for tuning will then be minimised.

Inspec keywords: continuous time filters; discrete Fourier transforms; circuit tuning

Other keywords: DFT; interference minimisation; oscillators; on-chip automatic tuning; filter topologies; filter architecture; master-slave schemes; first-order master stages; control circuitry; integrated circuits; integrated continuous-time filters; parasitic components; circuit blocks; second-order slave filter stages; integrated analogue filter; direct tuning method

Subjects: Active filters and other active networks

Preview this chapter:
Zoom in
Zoomout

On-chip automatic tuning of filters, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs014e/PBCS014E_ch7-1.gif /docserver/preview/fulltext/books/cs/pbcs014e/PBCS014E_ch7-2.gif

Related content

content/books/10.1049/pbcs014e_ch7
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address