Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Structured design for testability (DFT) techniques

Structured design for testability (DFT) techniques

For access to this article, please select a purchase option:

Buy chapter PDF
£10.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
VLSI Testing: digital and mixed analogue/digital techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Because of the difficulties or complexities encountered when formulating acceptable tests for integrated circuits as they become larger and more complex, it is now essential to consider testing at the design stage of a VLSI circuit or system using VLSI parts, and not as an afterthought once the design has been completed. The old-fashioned separation between a design engineer who designs a circuit or system and a test engineer in a separate office who takes the design and then attempts to formulate an acceptable test strategy for it is no longer viable. Design for testability, sometimes called design for test and almost always abbreviated to DFT, is therefore the philosophy of considering at the design stage how the circuit or system shall be tested, rather than leaving it as a tack on exercise at the end of the design phase.

Inspec keywords: design for testability; VLSI

Other keywords: design engineer; design phase; test engineer; VLSI circuit; integrated circuits; VLSI parts; DFT; design stage; structured design for testability techniques; test strategy

Subjects: Semiconductor integrated circuit design, layout, modelling and testing

Preview this chapter:
Zoom in
Zoomout

Structured design for testability (DFT) techniques, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs009e/PBCS009E_ch5-1.gif /docserver/preview/fulltext/books/cs/pbcs009e/PBCS009E_ch5-2.gif

Related content

content/books/10.1049/pbcs009e_ch5
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address