Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Faults in digital circuits

Faults in digital circuits

For access to this article, please select a purchase option:

Buy chapter PDF
£10.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
VLSI Testing: digital and mixed analogue/digital techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In considering the techniques that may be used for digital circuit testing, two distinct philosophies may be found, namely: (a) to undertake a series of functional tests and check for the correct (fault free) 0 or 1 output response(s); (b) to consider the possible faults that may occur within the circuit, and then to apply a series of tests which are specifically formulated to check whether each of these faults is present or not.

Inspec keywords: mixed analogue-digital integrated circuits; fault simulation; integrated circuit modelling; VLSI

Other keywords: digital circuit testing; functional tests; fault modelling; mixed analogue techniques; VLSI testing; digital techniques

Subjects: Digital circuit design, modelling and testing

Preview this chapter:
Zoom in
Zoomout

Faults in digital circuits, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs009e/PBCS009E_ch2-1.gif /docserver/preview/fulltext/books/cs/pbcs009e/PBCS009E_ch2-2.gif

Related content

content/books/10.1049/pbcs009e_ch2
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address