This chapter describes the matched delay technique and its applications. First, the fundamental concepts of matched delay design are described. Next, we discuss several practical issues that must be considered in matched delay system designs. Finally, three fabricated designs using the matched delay technique are presented. The matched delay technique was employed in developing a high-performance digital sampler with 1 Gbit/s bandwidth and 25ps resolution in a MOSIS 1.2μm CMOS process. The matched delay sampler implements the demultiplexing function of a network interface by performing a serial-to-parallel conversion on an incoming data stream. In addition, this device is a core component in another matched delay design, a data recovery circuit.
Matched delay technique for high-speed digital design, Page 1 of 2
< Previous page Next page > /docserver/preview/fulltext/books/cs/pbcs008e/PBCS008E_ch16-1.gif /docserver/preview/fulltext/books/cs/pbcs008e/PBCS008E_ch16-2.gif