http://iet.metastore.ingenta.com
1887

High-speed and low-power techniques in CMOS and BiCMOS

High-speed and low-power techniques in CMOS and BiCMOS

For access to this article, please select a purchase option:

Buy chapter PDF
£10.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Low-power HF Microelectronics: a unified approach — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This chapter discusses the potential of CMOS and BiCMOS to obtain high speed and low power. It demonstrates that CMOS technologies of today have the ability to approach 1 GHz clock frequencies. By combining CMOS with bipolar transistors, using a BiCMOS process, we may combine very high data rates (< 40 Gb/s) and very high complexity (using CMOS) in a single chip. It discusses the possibility to reduce power in CMOS circuits and showed that considerable power reduction can be obtained by sacrificing clock frequency (not necessarily sacrificing computing capacity). Also demonstrates the possibility to reduce power considerably, with no or very little reduction in clock frequency through process reoptimisation. These results may be interesting enough to affect process generations coming along. Finally it discusses the future development of CMOS technology and concluded that CMOS has very much more to give.

Inspec keywords: BiCMOS integrated circuits; bipolar transistors; low-power electronics; CMOS integrated circuits

Other keywords: process reoptimisation; BiCMOS process; bipolar transistors; CMOS technologies; low-power techniques; power reduction; clock frequency reduction; high-speed techniques

Subjects: CMOS integrated circuits

Preview this chapter:
Zoom in
Zoomout

High-speed and low-power techniques in CMOS and BiCMOS, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs008e/PBCS008E_ch14-1.gif /docserver/preview/fulltext/books/cs/pbcs008e/PBCS008E_ch14-2.gif

Related content

content/books/10.1049/pbcs008e_ch14
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address