Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

HIT: a hierarchical integrated test methodology

HIT: a hierarchical integrated test methodology

For access to this article, please select a purchase option:

Buy chapter PDF
£10.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Algorithmic and Knowledge-based CAD for VLSI — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The general trend in industry is to get designs right first time. This philosophy needs to be extended to testing. HIT, currently being developed at the University of Oxford, falls under a new breed of test generating systems that will ensure that this is achieved. It not only provides efficient test generation but can also guide the designer through various design for test modifications. Any extra circuitry is targetted at the correct location thereby reducing cost, hardware overhead and the effect on circuit performance. It must not be assumed that the modifications suggested by HIT are the only ones or that they are necessarily the best. The idea of designing such a system is to try and create a dialogue between the designer and the test expert. By giving the designer expert knowledge about the areas of his design where testing would be difficult he is always in a better position to suggest alternative solutions. Also conferring with the designer is more important than using arbitrary measures to improve the testability of a circuit. Finally, even though the designer is in the best position to modify the design to improve testability, having a system such as HIT to guide him/her will reduce the effort required and in most cases improve the final product.

Inspec keywords: integrated circuit testing

Other keywords: HIT; hierarchical integrated test methodology; designer expert knowledge; integrated circuit testing

Subjects: Digital circuit design, modelling and testing

Preview this chapter:
Zoom in
Zoomout

HIT: a hierarchical integrated test methodology, Page 1 of 2

| /docserver/preview/fulltext/books/cs/pbcs004e/PBCS004E_ch7-1.gif /docserver/preview/fulltext/books/cs/pbcs004e/PBCS004E_ch7-2.gif

Related content

content/books/10.1049/pbcs004e_ch7
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address