An overview of high level synthesis technologies for digital ASICs
In this chapter a number of techniques for dealing with high level synthesis tasks are discussed. Unfortunately, the interaction between many of these tasks means that they need to be integrated vertically and solved in a limited design-specific way. Alternatively the tasks can be organised functionally as described above and run in an iterative fashion. This leads to the toolbox concept. Tool operations can be sequenced depending on the type of design. Sequencing can be performed manually or by an expert system.
Preview this chapter:
An overview of high level synthesis technologies for digital ASICs, Page 1 of 2
< Previous page Next page > /docserver/preview/fulltext/books/cs/pbcs004e/PBCS004E_ch3-1.gif /docserver/preview/fulltext/books/cs/pbcs004e/PBCS004E_ch3-2.gif