Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Appendix C: FPGA design

Appendix C: FPGA design

For access to this article, please select a purchase option:

Buy chapter PDF
£10.00
(plus tax if applicable)
Buy Knowledge Pack
10 chapters for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Motion Vision: design of compact motion sensing solutions for navigation of autonomous systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

This chapter includes all design files (schematics, state machines and constraint files, all summarised in Section C. 1) for the FPGA based component of our design. Please remember that this is one of the first prototype designs, so while the design works, it should not be considered to be the 'best possible' implementation. No floor planning (beyond specifying which I/O pins to use) was performed in this design the final FPGA layout is entirely the result of automated tools. This implementation is targeted to the Xilinx Virtex XCV800 BG432 FPGA, and in particular, to the GatesMaster BITSI daughterboard (manufactured by Lyr Signal Processing [143]) using this FPGA. Naturally, this design will reflect the particular hardware we have used, particularly for I/O blocks, however, our design is quite modular so you should easily be able to modify the design to work with your hardware.

Inspec keywords: field programmable gate arrays

Other keywords: FPGA design; constraint file; I/O block; schematics; state machine; Xilinx Virtex

Subjects: Logic circuits

Preview this chapter:
Zoom in
Zoomout

Appendix C: FPGA design, Page 1 of 2

| /docserver/preview/fulltext/books/ce/pbce067e/PBCE067E_appendixc-1.gif /docserver/preview/fulltext/books/ce/pbce067e/PBCE067E_appendixc-2.gif

Related content

content/books/10.1049/pbce067e_appendixc
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address